Add support for the RISC-V architecture
authorMichael Jeanson <mjeanson@efficios.com>
Wed, 21 Mar 2018 21:38:41 +0000 (17:38 -0400)
committerMathieu Desnoyers <mathieu.desnoyers@efficios.com>
Fri, 23 Mar 2018 21:51:28 +0000 (17:51 -0400)
Tested in QEMU 2.12.0-rc0, requires --disable-compiler-tls to go
through the benchmarks reliably.

Signed-off-by: Michael Jeanson <mjeanson@efficios.com>
Signed-off-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com>

No differences found
This page took 0.024733 seconds and 4 git commands to generate.