c1ba29e2dd1f711236c8ace982f3c75a49961c6d
1 // SPDX-FileCopyrightText: 2018 Michael Jeanson <mjeanson@efficios.com>
3 // SPDX-License-Identifier: MIT
6 * Atomic exchange operations for the RISC-V architecture.
8 * Let the compiler do it.
11 #ifndef _URCU_ARCH_UATOMIC_RISCV_H
12 #define _URCU_ARCH_UATOMIC_RISCV_H
14 #include <urcu/compiler.h>
15 #include <urcu/system.h>
18 * See <https://gcc.gnu.org/bugzilla/show_bug.cgi?id=104831> for details.
20 * Until the following patches are backported, Userspace RCU is broken for the
21 * RISC-V architecture when compiled with GCC.
23 * - <https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=4990cf84c460f064d6281d0813f20b0ef20c7448>
24 * - <https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=4990cf84c460f064d6281d0813f20b0ef20c7448>
25 * - <https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=d199d2e56da2379004e7e0457150409c0c99d3e6>
27 #ifdef URCU_GCC_VERSION
28 # error "Implementations of some atomic operations of GCC for RISC-V are insufficient for sequential consistency. For this reason Userspace RCU is currently marked as 'broken' for RISC-V with GCC. However, it is still possible to use other toolchains."
35 #define UATOMIC_HAS_ATOMIC_BYTE
36 #define UATOMIC_HAS_ATOMIC_SHORT
42 #include <urcu/uatomic/generic.h>
44 #endif /* _URCU_ARCH_UATOMIC_RISCV_H */
This page took 0.032774 seconds and 4 git commands to generate.