Update email address from @polymtl.ca to @efficios.com
[urcu.git] / urcu / arch_sparc64.h
1 #ifndef _URCU_ARCH_SPARC64_H
2 #define _URCU_ARCH_SPARC64_H
3
4 /*
5 * arch_sparc64.h: trivial definitions for the Sparc64 architecture.
6 *
7 * Copyright (c) 2009 Paul E. McKenney, IBM Corporation.
8 * Copyright (c) 2009 Mathieu Desnoyers <mathieu.desnoyers@efficios.com>
9 *
10 * This library is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU Lesser General Public
12 * License as published by the Free Software Foundation; either
13 * version 2.1 of the License, or (at your option) any later version.
14 *
15 * This library is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * Lesser General Public License for more details.
19 *
20 * You should have received a copy of the GNU Lesser General Public
21 * License along with this library; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
23 */
24
25 #include <urcu/compiler.h>
26 #include <urcu/config.h>
27
28 #ifdef __cplusplus
29 extern "C" {
30 #endif
31
32 #define CACHE_LINE_SIZE 256
33
34 /*
35 * Inspired from the Linux kernel. Workaround Spitfire bug #51.
36 */
37 #define membar_safe(type) \
38 __asm__ __volatile__("ba,pt %%xcc, 1f\n\t" \
39 "membar " type "\n" \
40 "1:\n" \
41 : : : "memory")
42
43 #define mb() membar_safe("#LoadLoad | #LoadStore | #StoreStore | #StoreLoad")
44 #define rmb() membar_safe("#LoadLoad")
45 #define wmb() membar_safe("#StoreStore")
46
47 typedef unsigned long long cycles_t;
48
49 static inline cycles_t get_cycles (void)
50 {
51 return 0; /* unimplemented */
52 }
53
54 #ifdef __cplusplus
55 }
56 #endif
57
58 #include <urcu/arch_generic.h>
59
60 #endif /* _URCU_ARCH_SPARC64_H */
This page took 0.040482 seconds and 4 git commands to generate.